Support for glitchles mode switching
Uses a 5ms redundant CELT frame embedded into the SILK or hybrid packet to handle the switching. It's still possible to use the PLC-based method when no redundant packet is included.
celt @ 9bac8c17
silk @ 20832a6c
Please register or sign in to comment