Fixes packet parsing for 16-bit CPUs
Without that change, a very long (> 682 ms) illegal packet could trigger a wrap-around in the test and be accepted as valid. Only 16-bit architectures (e.g. TI C5x) were affected.
Please register or sign in to comment