Fix desync for CBR DRED
The encoder wouldn't reserve enough bits for CELT, causing it to not have enough bits to code the switching redundancy flag when it should have.
parent
a3ba0108
No related branches found
No related tags found
Loading
Please register or sign in to comment