- Feb 13, 2025
-
-
Jean-Marc Valin authored
-
Jean-Marc Valin authored
Convert to 16 bits only at the very end
-
- Feb 12, 2025
-
-
Jean-Marc Valin authored
-
- Jan 27, 2025
-
-
Jean-Marc Valin authored
-
- Sep 11, 2024
-
-
Ralph Giles authored
Address the same issue in the mips code.
-
Signed-off-by:
Tristan Matthews <tmatth@videolan.org>
-
- Mar 12, 2024
-
-
Jean-Marc Valin authored
-
- Mar 11, 2024
-
-
Jean-Marc Valin authored
It's just an internal gcc/clang type
-
- Mar 09, 2024
-
-
Jean-Marc Valin authored
MSVC doesn't have a real __m128i_u, so it would generate an aligned store, resulting in a segfault. Adding explicit loadu/stureu intrinsics to make sure the compiler generates unaligned load/store
-
- Mar 03, 2024
-
-
Jean-Marc Valin authored
-
- Mar 01, 2024
-
-
Jean-Marc Valin authored
Matches the C code and avoids undefined behaviour
-
- Feb 25, 2024
-
-
Jean-Marc Valin authored
-
- Feb 23, 2024
-
-
The existing code in vec_avx.h produced warning: dereferencing type-punned pointer will break strict-aliasing rules with gcc 6.4.0. We already had a macro to work around this within the rules of the C standard, but trying to use that here does not get optimized into a single MOVD like we were hoping. Replacing it with memcpy() instead does get optimized correctly, but requires switching from a macro to an inline function in order to be able to declare a local variable and return a value. We already have such an inline function in NSQ_del_dec_avx2.c, so hoist that out and use it everywhere, and then convert vec_avx.h to use it also.
-
- Feb 22, 2024
-
-
Jean-Marc Valin authored
Fixes regression in 83368e6. vcgez_s16() is A64-only, but vcge_s16(..., vdup_n_s16(0)) works everywhere.
-
Jean-Marc Valin authored
-
Since any value of dQ > 0 will cause the initial quantizer to degrade to the format-implied maximum (15) with a sufficient number of DRED frames, allow signaling a maximum smaller than 15. This allows encoders to improve the minimum quality of long DRED sequences (at the expense of bitrate) without requiring a constant quantizer for all frames (dQ == 0).
-
Timothy B. Terriberry authored
-
- Feb 21, 2024
-
-
Jan Buethe authored
-
- Feb 20, 2024
-
-
Jean-Marc Valin authored
Silences NONTHREADSAFE_PSEUDOSTACK warnings
-
- Feb 16, 2024
-
-
Jean-Marc Valin authored
We don't need redundancy for the first active frame since we already have the main Opus payload.
-
Jean-Marc Valin authored
Allows us to exclude the most recent silence from DRED
-
Jean-Marc Valin authored
-
Jean-Marc Valin authored
-
- Feb 15, 2024
-
-
Jean-Marc Valin authored
Use the neon version of silk_noise_shape_quantizer_short_prediction()
-
- Feb 02, 2024
-
-
Jean-Marc Valin authored
Matches the C version (see 4a7027b2)
-
- Feb 01, 2024
-
-
Jean-Marc Valin authored
-
- Jan 31, 2024
-
-
Jean-Marc Valin authored
-
Jean-Marc Valin authored
-
- Jan 25, 2024
-
-
Jean-Marc Valin authored
Adjust q0, qD and duration based on bitrate and loss.
-
- Dec 20, 2023
-
-
- Dec 15, 2023
-
-
Michael Klingbeil authored
-
- Nov 30, 2023
-
-
Michael Klingbeil authored
-
- Nov 29, 2023
-
-
Jean-Marc Valin authored
Still don't quite know what I'm doing
-
- Nov 28, 2023
-
-
Jean-Marc Valin authored
-
Jean-Marc Valin authored
1) Enable asm/intrinsics even for floating-point 2) Make sure ARMv8 asimd enables EDSP/MEDIA/Neon 3) Add dotp architecture to rtcd table since AArch *can* have dotp
-
- Nov 21, 2023
-
-
Jean-Marc Valin authored
-
Jean-Marc Valin authored
Not yet with rtcd
-
Jean-Marc Valin authored
-
- Nov 20, 2023
-
-
Jean-Marc Valin authored
Fixes warnings, undefined behaviour, and check-asm failure
-
The optimization is bit-exact with C function. This optimization speeds up SILK encoder (floating point) as following: AMD Zen: Complexity 0-5 : 0% Complexity 6-7 : 3 - 7% Complexity 8-10: 8 - 15% Intel Skylake: Complexity 0-5 : 0% Complexity 6-7 : 14 - 18% Complexity 8-10: 17 - 22% Adapted by Jean-Marc Valin
-